Intel® 80310 I/O Processor Chipset MU Coding Techniques

Increasing I/O demands are central to Network and Storage high performance applications. Intel® XScale™ microarchitecture (ARM* architecture compliant) addresses this trend with the Intel® 80310 I/O processor chipset (80310). Features of the Intel® 80310 solution include the Messaging Unit (MU). The MU provides for data to be transferred between the PCI system and the Intel® 80200 processor (80200) with its four mechanisms: Message Registers, Doorbell Registers, Circular Queues and Index Registers.

Intel and XScale are a trademark or registered trademark of Intel Corporation or its subsidiaries in the United States and other countries.

Other names and brands may be claimed as the property of others.

*ARM and StrongARM are registered trademarks of ARM, Ltd.

File Name/Size:
27367001.pdf

941956 bytes
Download From:
FTP Server

Web Server (Available for byte serving)